If you are a Verification Engineer-Verilog-ASIC-FPGA Verification-Python with experience, please read on!
What You Will Be Doing
Working with 3 of the top 100 companies in the world
Job Title: Design Verification Engineer of SOC
Skills in ASIC / FPGA verification (directed test or SystemVerilog / UVM)
Basic knowledge in design techniques Verilog or VHDL
Good knowledge of simulation flow
Good basis in scripting Python, Perl, Bash&
A good level in English, both writing and oral skills
Humanly, you have to be rigorous and have a good analytical mind, you have to enjoy working in a team and being diplomatic, in particular when you have to point out the bugs discovered.
What You Need for this Position
- VHDL/Verilog
- Verification Engineer
- Verilog
- FPGA
- FPGA Verification
- VHDL
- Perl
- Bash
- ASIC
- Verification
So, if you are a Verification Engineer-Verilog-ASIC-FPGA Verification-Python with experience, please apply today!
Applicants must be authorized to work in the U.S.
Jonathan Gilmor is recruiting for this position and the positions below.
Email me to apply for this position
San Jose, CA•Redmond, WA•San Francisco, CA•Oakland, CA•Sunnyvale, CA Full-time $150k - $225k
Redmond, WA•Seattle, WA•San Diego, CA•Corning, NY•Los Angeles, CA Full-time $160k - $225k
